AMENDMENTS TO THE CLAIMS:

The following listing of claims will replace all prior versions, and listings, of claims in the application:

1-23. (Canceled).

24. (Currently amended) A countermeasure method in an electronic component that implements the DES cryptographic algorithm in which multiple rounds of calculation are performed on input data, said DES cryptographic algorithm being divided into stages including a plurality of successive rounds,

wherein each round of calculation in the DES cryptographic algorithm includes at least the following operations:

a first permutation of data;

manipulation of the permuted data by a secret key;

a table look-up operation based on the manipulated data; and

a second permutation of data;

wherein, for <u>some</u>, <u>but less than all</u>, <u>of said stages</u> a <u>plurality of successive rounds</u> of said <u>DES cryptographic</u> algorithm, at least one of said first and second permutations of data comprises the following steps:

selecting a first random value having the same size as the data being permuted,

performing an exclusive-OR operation between the data being permuted and the first random value to generate a second random value,

executing said permutation operation on each of the first and second random values, to generate respective first and second random results, and

performing an exclusive-OR operation between said first and second random results to produce a final permuted result.

- 25. (Previously Presented) The method of claim 24, wherein said steps are performed for both of said first and second permutation operations in each of said plurality of successive rounds.
- 26. (Previously Presented) The method of claim 25, wherein the first and second permutation operations utilize different respective first random values.
- 27. (Currently amended) The method of claim 24, wherein said some, but less than all, of said stages include:

plurality of successive rounds comprise a first stage set of successive rounds consisting of the first three rounds of said <u>DES cryptographic</u> algorithm, and

a second <u>stage</u> set of successive rounds consisting of the last three rounds of said <u>DES cryptographic</u> algorithm.

28. (Previously Presented) The method of claim 24, wherein the manipulation operation performed during said plurality of successive rounds comprises the following steps:

performing an exclusive-OR operation between said secret key and a third random value having the same size as said key, to generate a fourth random value;

performing bit-by-bit operations on each of said third and fourth random values to produce a pair of intermediate keys;

manipulating the result of said first permutation operation with one of said intermediate keys to produce an intermediate result, and

manipulating said intermediate result with the other of said intermediate keys to produce an output data item.

- 29. (Previously Presented) The method of claim 28 wherein said manipulating steps comprise exclusive-OR operations.
- 30. (Previously Presented) The method of claim 28 wherein said bit-by-bit operations comprise a key permutation operation, a shift operation and a compression permutation operation.
- 31. (Currently amended) An electronic component that implements the DES cryptographic algorithm in which multiple rounds of calculation are performed on input data, said DES cryptographic algorithm being divided into stages including a plurality of successive rounds, said electronic component including a microprocessor that executes the following operations during each round of calculation in the DES cryptographic algorithm:

a first permutation of data;

manipulation of the permuted data by a secret key;

a table look-up operation based on the manipulated data; and

a second permutation of data;

wherein, for <u>some</u>, <u>but less than all</u>, <u>of said stages</u> a <u>plurality of successive rounds</u> of said <u>DES cryptographic</u> algorithm, said microprocessor executes the following steps for at least one of said first and second permutations of data:

selecting a first random value having the same size as the data being permuted,

performing an exclusive-OR operation between the data being permuted and the first random value to generate a second random value,

executing said permutation operation on each of the first and second random values, to generate respective first and second random results, and performing an exclusive-OR operation between said first and second random results to produce a final permuted result.

- 32. (Previously Presented) The electronic component of claim 31, wherein said steps are executed for both of said first and second permutation operations in each of said plurality of successive rounds.
- 33. (Previously Presented) The electronic component of claim 32, wherein said microprocessor selects different first random values for the first and second permutation operations, respectively.
- 34. (Currently amended) The electronic component of claim 31, wherein said <u>some</u>, <u>but</u> less than all, of said stages include:

plurality of successive rounds comprise a first stage set of successive rounds consisting of the first three rounds of said <u>DES cryptographic</u> algorithm, and

a second <u>stage</u> set of successive rounds consisting of the last three rounds of said DES cryptographic algorithm.

35. (Previously Presented) The electronic component of claim 31, wherein the manipulation operation executed by said microprocessor during said plurality of successive rounds comprises the following steps:

performing an exclusive-OR operation between said secret key and a third random value having the same size as said key, to generate a fourth random value;

performing bit-by-bit operations on each of said third and fourth random values to produce a pair of intermediate keys;

manipulating the result of said first permutation operation with one of said intermediate keys to produce an intermediate result, and manipulating said intermediate result with the other of said intermediate keys to produce an output data item.

- 36. (Previously Presented) The electronic component of claim 35 wherein said manipulating steps comprise exclusive-OR operations.
- 37. (Previously Presented) The electronic component of claim 35 wherein said bit-by-bit operations comprise a key permutation operation, a shift operation and a compression permutation operation.